

WAIT SIGNAL

SYSTEM

INTERRUPT DETECT

TRANSACTION BUS

MEMORY

212

216

WAIT

UNIT

206

214

218

-208

-220

200

2/2




FIG. 3 235 212 DECODE 220~ → WAIT SIGNAL **LOGIC WAIT UNIT** 1st UNIT 218 **PROCESSOR** PROCESSOR 206 **INTERFACE ADDRESS** 236 **INTERRUPT DETECT** 222 **TRANSACTION** 2nd BUS 214 CONTROL **PROCESSOR** 212 WAIT 208 LOGIC **INTERFACE SYSTEM SYSTEM** RELEASE 228 INTERRUPT INTERRUPT 224 214 **INTERFACE** DETECT 216 216 226